We investigate the problem of decoupling capacitance allocation for power supply noise suppression at floorplan level. First, we assume that a floorplan is given, and consider the decoupling capacitance placement as a post-floorplan step. Second, we consider the decoupling capacitance placement as an integral part of a floorplanning methodology (noise aware floorplanning). In both cases, the objective is to minimize the floorplan area while suppressing the power supply noise below the specified limit.
Introduction
Signal integrity is emerging as an important issue as VLSI technology advances to nanoscale regime. Of particular importance among the signal integrity issues is the power supply noise. In today's deep submicron CMOS technology, devices are of smaller feature size, faster switching speed, and higher integration density. Large current spikes due to a large number of "simultaneous" switching events in the circuit within a short period of time can cause considerable IR drop and Ldi dt noise over the power supply network [2] .
Power supply noise degrades the drive capability of transistors due to the reduced effective supply voltage seen by the devices. Power supply noise may also introduce logic failures and jeopardize the reliability of high performance VLSI circuits, since the noise margin gets lower as the supply voltage scales with the technology. Recently, many research efforts [3] [4] [5] [6] [7] [8] have been directed toward power supply noise analysis and power supply network optimization. Topology optimization [9] , wire sizing [10] , on-chip voltage regulation [11] , and decoupling capacitance deployment [3] [12] are the most widely used techniques to relieve power supply noise.
Wire sizing is an important factor in P/G network optimization. A robust P/G network is, however, hard to achieve purely by adjusting the sizes of the wire segments as inductive noise becomes more pronounced as CMOS technology scales. Since inductance scales poorly with sizing [2] , decap placement becomes an indispensable technique for robust P/G network design for high-performance microprocessors. In the past, decoupling capacitance optimization has been investigated at circuit level or system level [12] [13] with the assumption that there is always white (empty) space available for decoupling capacitance.
In this paper, we investigate the problem of on-chip decoupling capacitance (decap) deployment for global power/ground (P/G) mesh at floorplan level. Given a floorplan with the placement information and the worst case switching activity profile of each circuit module, we want to find an area efficient scheme to deploy the decap such that the power supply noise at each module is suppressed to below a specified limit. We estimate the worst case noise in the power supply network experienced by each module according to the placement information and switching profiles. Based on the worst case power supply noise, we calculate decoupling capacitance budget for each circuit module. We allocate white space for MOS decoupling capacitors in two steps. Existing white space is first allocated to the neighboring blocks using a linear programming technique to maximize the utilization of the existing white space in the floorplan. Additional white space, if needed, is inserted into the floorplan in an incremental fashion to meet the total decoupling capacitance demand of the whole circuit.
Based on the proposed decoupling capacitance placement algorithm, we also propose a power supply noise aware floorplanning methodology. Compared to conventional floorplanning algorithm, the noise aware floorplanning methodology takes the power supply noise, as a factor of the cost function, into consideration. The noise aware floorplanning algorithm arranges modules based on the switching activities and the spatial correlations between modules such that the peak power supply noise is lowered, and therefore, the decoupling capacitance budget is reduced. For example, a cluster of high switching activity modules can overload specific power pins and generate a noisy spot in the floorplan, while a scattered distribution of high switching activity modules can lead to reduced peak power supply noise and decap budget. Similar ideas have been applied to thermal placement [14] [15] to smooth out the hot spots, and to substrate aware mixed-signal macrocell placement [16] to reduce the substrate coupling.
The rest of the paper is organized as follows. Problem formulation is given in Section 2. Power supply noise estimation is presented in Section 3. Decoupling capacitance budget and white space allocation are discussed in Section 4 and Section 5. Power supply noise aware floorplanning is addressed in Section 6.
Experimental results are presented in Section 7. Finally, conclusions are drawn in Section 8.
Problem Formulation
Decoupling capacitance deployment is an important issue in high-performance VLSI design. On-chip decoupling capacitors are usually fabricated as MOS capacitors. The unit area capacitance of a MOS capacitor is given by C ox ε ox t ox , where t ox is the oxide thickness and ε ox is the permittivity of SiO 2 . The decoupling capacitance budget can be converted to the area of silicon required for the decap fabrication as follows:
where C decap is the decap budget and S decap is the silicon area required to fabricate C decap .
In practice, decoupling capacitors are placed wherever there is white space available on the chip. Since the decoupling capacitors are placed blindly, there is no guarantee that they are placed at the right places with the right amount of capacitance to suppress the power supply noise below the specified noise limit.
In this paper, two different scenarios of the decoupling capacitance deployment problem are investigated.
In the first scenario, decoupling capacitance allocation is treated as a post-floorplanning step. Given a floorplan, we determine where to place the decoupling capacitors and how to allocate the white space to the modules such that the final chip area is minimized and the power supply noise is suppressed below the specified limit. The proposed methodology determine the the decoupling capacitance budgets based on the the power supply noise experienced by each circuit module and then allocates the right amount of white space to each module in its vicinity for decoupling capacitance fabrication. The post-floorplanning decoupling capacitance allocation problem is addressed in Section 4, Section 5.
In the second scenario, the decoupling capacitance allocation is handled as an integral part in the floorplanning process. Given the worst case switching activity profiles of the circuit modules, we seek a floorflanning methodology to produce the optimal floorplan such that the floorplan area and wire length are minimized, and the decaps are properly placed in the floorplanning process so that the power supply noise is kept below the specified limit. We propose a power supply noise aware floorplanning methodology, in which the power supply noise is incorporated into the cost function. The noise-aware floorplanning algorithm evaluates the merit of a candidate floorplan based on the power supply noise at each circuit module and the associated cost due to decoupling capacitance. Since there is more freedom for floorplan optimization, power supply noise aware floorplanning methodology can result in lower peak power supply noise, and consequently, smaller decap budget and chip area. The details about the power supply noise aware floorplanning methodology are discussed in Section 6.
Power Supply Noise Estimation
Decoupling capacitance is allocated to each module based on its switching profile and the power supply noise it experiences. To determine the decap demand of each module, we must estimate the power supply noise at each module in the floorplan. In the following subsections, we will discuss power supply network modeling, switching current distribution, and noise estimation.
Power Supply Network Modeling
In today's VLSI technology, most power supply networks are of a mesh structure as illustrated in Fig. 1 . This research targets at decoupling capacitance deployment for global P/G mesh since there is no detailed information regarding lower level P/G structure at the floorplanning phase. We make the following assumptions:
(i) All the segments of the mesh grids are of the same physical dimensions.
(ii) The connection points of the circuit modules to the power grids are determined by the locations of the centers of the modules. We model each segment of the power grids as a lumped RLC element, and the whole mesh as a pseudo-distributed RLC network as illustrated in Fig. 2 . The GND node in Fig. 2 should be regarded as a GROUND network with a similar mesh structure as illustrated in Fig. 2 . The unit length parasitics r, l, and c are technology dependent.
The package parasitics of the power pins are R P and L P . The unit length inductance l should be regarded as the effective inductance per unit length in the power supply grids. The circuit blocks are modeled as time-varying current sources that draw current from the V DD sources through their connection points in the power supply grids. Since the circuit should operate correctly even under the worst case scenario, we use the worst case switching activity profiles of the circuit blocks to deduce the current waveforms for power supply noise estimation. We also assume a worst case timing alignment of the current sources for all the modules. 
Current Distribution
Given the mesh topology and the switching current waveforms of the circuit modules, we can approximately determine the distribution of those switching currents among the power supply network. A key observation is that currents follow the least-impedance paths when flowing from the V DD source to the destination sink.
In other words, if there are multiple paths from a V DD source to a destination sink, the current flowing along each path is inversely proportional to the impedance of the path. Based on this observation, we make the following assumption: The switching current drawn by a sink comes from only the neighboring V DD sources; the contributions from remote V DD sources are negligibly small, and therefore can be ignored.
This assumption significantly simplifies the current distribution analysis without compromising the validity of the results. The direct consequence of this assumption is that currents flowing along the neighboring grids of the sinks are slightly overestimated, and consequently the power supply noise at the connection points will be overestimated. With that assumption in mind, the question comes down to how the current drawn by a sink is split among the neighboring V DD sources, or in other words, how much current each neighboring V DD pin is contributing.
Suppose that there are N (N 4 in most cases) neighboring V DD sources surrounding a sink. Let
Z N be the impedances between the current sink and the N neighboring V DD pins, respectively.
Let I be the current a sink is sourcing from the power network. Let I 1 I N be the currents contributed by the N neighboring V DD pins, respectively. I 1 I N are given by the following equations:
where Y j is the admittance from the sink to V DD source j. Eqn. The impedance between a sink and a V DD pin in the power mesh is mainly determined by the leastimpedance paths that link them. The impedance of a path can be calculated based on its length and the unit length parasitics of the wire segments in the power grids. The equivalent impedance of the shortest paths, the second shortest paths, ..., and so on, connected in parallel, will be a reasonable estimate of the impedance between the two points.
The shortest paths refer to those paths that are of least impedance. Similar interpretations apply to second shortest paths, third shortest paths, and so on. With the uniform sizing assumption, the geometrically shortest paths are the paths of least impedance. Similar arguments apply to second shortest paths and third shortest Clearly, the accuracy of the approximation improves as more paths are considered. Experimental results
show that it is sufficient to consider only the shortest paths and the second shortest paths. Table 1 show some data on impedances calculated by using the shortest paths and second shortest paths approximation.
The experiment is performed on a power mesh which has the exact structure as shown in Fig. 1 . The impedance values are normalized to the impedance of a wire segment in the power grids. We calculated the impedances between the connection point of Module A ( denoted as (a)) and its four neighboring V DD pins (label as´1µ ´2µ ´3µ ´4µ). We did the same for the connection point of Module C ( denoted as (c)).
Impedance estimates in the first row are obtained by considering the impedances of shortest paths only.
Estimates in the second row are are obtained by considering the impedances of both the shortest paths and the second shortest paths.
We compare the estimated impedances with the results obtained from SPICE simulation. As shown by Let P 1 P 2 P w denote the set of the shortest paths and the second shortest paths under consideration.
Let Y P 1 Y P 2 Y P w be the admittance of these paths. By a similar derivation used in Eqn. (2), the current I j can be distributed among these paths, denoted by i P 1 i P 2 i P w , as follows:
Noise Estimation
To estimate the power supply noise that a circuit block experiences, we calculate the voltage variation at the connection point of the block in the power supply grids, which is the voltage difference between the connection point and its neighboring power supply pins [4] . Suppose P k is a dominant current path between the connection point of circuit module k and the V DD pin closest to it. Let T´k µ P j : P j P k / 0 be a collection of the current paths in the power supply mesh that overlap with path P k (including P k itself). Let P jk P j P k denote the overlapping part between path P j and path P k , R P jk denote the resistance of P jk , and L P jk denote the inductance of P jk . Let V´k µ noise denote the power supply noise at module k. V´k µ noise can be calculated using Kirchhoff's Voltage Law (KVL):
where i j is the current flowing along path P j . One should note that not only the switching current of module k contributes to V´k µ noise , other modules that draw current from the same V DD pins as module k contribute as well, as long as their current distribution paths overlap with P k . Since there are potentially several paths leading to a module from a VDD pin, we choose the path of the worst current load to calculate the noise.
Since we only consider the neighboring VDD/GND pins and dominant current paths in the power mesh, the complexity of estimating the power supply noise for a circuit module is bounded by a finite constant.
The overall complexity for power supply noise estimation is O´nµ for a floorplan of n modules. Since we ignore the effect of remote power pins and potential current paths of large impedances, we overestimate the currents flowing along the dominant paths, and consequently, the power supply noise at each module. The power supply noise is about 10% 15% percent overestimated compared with results from SPICE, which leads to a slightly conservative design. 
Decoupling Capacitance Budget
In this section, we estimate the decap budget for each circuit module in the floorplan based on (i) the power supply noise the module experiences, and (ii) the upper limit of the power supply noise, denoted V´l imµ noise , that the circuit can tolerate.
Decoupling Capacitance Estimation
Suppose there are M modules in the floorplan, and the switching current of module k is I´k
Let C´k µ be the decoupling capacitance required for circuit module k. Let Q´k µ be the total charge that module k will draw from the power supply network during the worst case switching process. Q´k µ is given by the following equation:
where τ is the duration that the switching process lasts. that it will result in a larger decap budget than required. We refer to a solution produced by this scheme a "Greedy Solution". Although the "Greedy Solution" method is not optimal, it is commonly used in practice and cited in research literatures [2] [12].
In this paper, we take a different approach to compute C´k µ . The decap required for each circuit module can be initially estimated as follows:
Suppose the estimated power supply noise (before considering decap) of module k is θ times the tolerable noise limit V´l imµ noise . In order to reduce the power supply at module k to V´l imµ noise , we need to scale the noise at module k by a factor of θ, which is achievable if we scale down all the currents that contribute to V´k µ noise by a factor of θ according to Eqn. (4). The current flowing through the network can be reduced to 1 θ of its value by adding enough decap to buffer´1 1 θµ portion of the current load. Since the decap at module k is only responsible for providing the switching current of module k, the decap . This process is guaranteed to converge (since the "Greedy Solution" is the worst case solution of this approach), and it usually converges in 2 to 3 runs.
The decap budgets generated with our "Iterative" procedure can be significantly smaller than the "Greedy Solution" (Please refer to Table 3 in Section 7). The procedure for decap budgets calculation is summarized in Fig. 5 . 
White Space Allocation for Decoupling Capacitances
The decoupling capacitance budget for each circuit module is converted to the area of silicon required to fabricate the decap as follows:
where S´k µ is the white space required to fabricate C´k µ .
Decaps need to be placed in the close neighborhood of switching activities to effectively relieve the power supply noise. Decaps located far from the noisy spot are not effective due to the longer RC delay time and the IR drop [3] . The total area required for decap fabrication, denote as S decap , is given as follows: The decoupling capacitances allocation problem really boils down to white space (WS) allocation in the existing floorplan. Due to timing and routing constraints, it is best not to make dramatic changes to the given floorplan. Decap allocation can be done as a post-floorplan refinement to the existing floorplan in an incremental manner [17] . There are two issues in decap allocation: First, we must allocate S´k
M, amount of WS to module k. Second, the amount of WS S´k µ must be in the vicinity of module k in order for the decap to be effective. The WS allocation are carried out using a two-step approach as follows.
Allocation of Existing WS
The isolated WS's in the original floorplan are treated as WS modules and can be used for decap fabrication.
Since decap (or equivalent WS) must be placed close to the target circuit module, WS modules located far from a circuit module are considered inaccessible. When we allocate an existing WS module to its neighboring circuit modules, it is possible that after the white space demands of all its neighboring circuit modules has been met, there is still some WS left, and the remaining WS is not neighboring to any circuit blocks and therefore considered as inaccessible WS. We must allocate the existing WS judiciously such that the inaccessible WS is minimized. 
where S is the total WS allocated. The first set of constraints guarantee that the total WS allocated from a WS module k is less than or equal to its area A k . The second set of constraints guarantee that the WS allocated to a circuit module j is less than or equal to its WS demand S´j µ , because there is no need to over-supply its WS demand. The third set of constraints guarantee that all the allocations are positive.
After we solve the LP problem, we know exactly how the existing WS modules are allocated to the circuit modules and how much WS is inaccessible. We compute the updated white space demandS´j µ j 1 2 M, for all circuit modules after the WS allocation as follows:
The additional amount of WS δA that needs to be inserted into the floorplan is determined as:
If δA 0, allocation process is complete; Otherwise, we need to insert δA into the floorplan such that the WS can be used for decoupling capacitance allocation. The δA is the area penalty in the cost function associated with power supply noise discussed in Section 6. 
Insertion of Additional WS into Floorplan
We use a heuristic to insert δA into the floorplan. The WS is inserted by extending the floorplan dimensions in both x-direction and y-direction. Suppose α portion of the additional WS δA is obtained by extending the floorplan in y-direction, and´1 αµ portion of δA is obtained by extending the floorplan in x-direction. Let
LayoutX and LayoutY be the width and height of the original floorplan. The extensions of the floorplan in
x-direction and y-direction, denoted by ExtX and ExtY , are given as follows:
The heuristic works as follows: The modules in the floorplan are arranged into rows according to their Figure 6 : Moving modules in y-direction in the order ´A Bµ ´C Dµ ´E Fµ ´Gµ to make WS for decoupling capacitance. levels in the constraint graph [18] [3] with the level of the source node in the graph set to 0. First we move the circuit modules in y-direction row by row. We move the modules in the top row by ExtY , then the rows below it will be moved subsequently as illustrated in Fig. 6 . We insert WS bands between the rows by shifting the adjacent rows by different amounts in y-direction. The width of the WS band is determined by the WS demand of the circuit modules in the previous row. The width of the WS band inserted between row j 1 and row j, denoted by B´j 1µ W S is given as follows:
The inserted WS band provides α portion of the WS demanded by the circuit modules in row j 1.
Similarly, WS bands are inserted between columns by moving the modules in x-direction.
Our heuristic inserts the additional WS required into the existing floorplan in an incremental manner. Since modules in the same row (or column) are shifted by the same amount of distance in our algorithm, our heuristic preserves the topology of the original floorplan. 
Application to Power Supply Noise Aware Floorplanning
In conventional floorplanning, area and wire length are the main objectives and the optimality of a floorplan is measured based on the following cost function, which is a weighted sum of the chip area and total wire length.
where A is the total area, W is the total wire length, and λ is the weight parameter. The decoupling capacitance deployment is considered as an afterthought and addressed in a post-floorplanning step as illustrated in previous sections.
In this section, we directly address the issue of power supply noise in the floor planning process so that the peak power supply noise, and therefore the decap budget, is minimized. Fig. 7 illustrates the rationale for noise-aware floorplanning methodology. The circuit blocks in dark grey are highly active modules, while the blocks in light grey are lightly active modules. Floorplan (a) in the figure is extremely unbalanced and the power pin 1 is overloaded compared to other power pins. As a result, the spot around power pin 1 is very noisy, and therefore requires a large decap to relieve the noise. On the other hand, floorplan (b) in the figure is more balanced as the highly active modules are scattered across the floorplan. Consequently, the peak power supply noise is reduced, and so is the decap. While the two floorplans have the same area and may look equally good in the conventional floorplanning, it does make a difference in the noise-aware floorplanning and floorplan (b) will be chosen over floorplan (a). In typical high performance VLSI circuits, the switching activities are quite different for different circuit modules.
It is very important to take the variations of switching activities into consideration during the floorplanning process.
To consider the power supply noise during floorplanning process, we redefine the cost function Ψ as follows: (10) where V N is the cost associated with the power supply noise, and λ 1 and λ 2 are the weight parameters used in the cost function for balancing the three factors.
The power supply noise must be suppressed below a given specified limit by placing decap in the vicinity of each module. Decaps that cannot be deployed in the existing white space incurs area and wire length penalties, δA and δW respectively. The cost associated with power supply noise V N can be converted to the area penalty δA and the wire length penalty δW . The cost function Ψ can be rewritten accordingly as follows:
Due to the many research efforts directed toward floorplanning, several significant advancements in floorplan representation, namely slicing tree [19] , sequence pair [20] , BSG [21] , O-tree [22] and B £ -tree [23] , have been made. For the implementation of the proposed noise-aware floor planning methodology, we use sequence pair to represent the floorplan. We use Longest Common Subsequence (LCS) computation, an efficient algorithm of complexity O´n log log nµ proposed in [24] , for fast sequence pairs evaluation.
The proposed power supply noise aware floorplanning methodology is implemented using a simulated annealing technique [19] . The simulated annealing procedure is detailed in Fig. 8 . Current floorplan is perturbed by performing one of the legal movement operations defined in [20] , such as switching the order of two modules in the sequence pair or rotating a module by 90 AE . The merit of the perturbed floorplan is evaluated according to the cost function given in Eqn. (11) . If the perturbed floorplan has a smaller cost, the movement is accepted. Otherwise, the perturbed floorplan is accepted with a probability of e ∆Ψ T . The temperature scheduling ratio r is a constant (0 r 1). Simulated annealing will continue until the frozen temperature T FROZEN is reached.
The wire length for a net is calculated as half the perimeter of the bounding box. Since the LCS algorithm calculates the module positions as the sequence pair is evaluated, the area A of the floorplan and the total wire length W are easy to calculate.
The difficult part of the cost function evaluation is to determine the cost associated with power supply noise: the area penalty δA and the wire penalty δW . The exact δA and δW can be determined only when the existing white space in the floorplan is allocated with a linear programming (LP) technique. Although the LP formulation is efficient as a post floorplanning step, it is too computationally expensive to solve for every run in the simulated annealing process. To resolve this, LP is solved only at low temperature to determine the exact δA as illustrated in Section 4 and Section 5 and δW as follows. Since the modules are pushed further apart after the additional WS insertion, the total wire length should be recalculated to determine the wire length penalty δW . The positions of the modules are updated after the additional WS insertion. New wire lengths are calculated based on the updated module positions. The wire length penalty is given by: At high temperature, we estimate δA and δW as follows. Suppose the total area required for decap fabrication is S decap . Let S exist denote the existing WS in the floorplan. We assume that γ´0 γ 1µ portion of S exist is accessible for decap fabrication, then the additional WS that needs to be added to the floorplan is given by:
δA is the area penalty due to power supply noise (or decap) in the cost function. If δA is 0, there is no penalty to wire length; Otherwise, the additional δA WS is inserted into the floorplan as WS bands between the levels of circuit modules as illustrated in Fig. 6 . Since we do not know exactly how the existing WS is allocated to the modules, we assume the additional WS δA is distributed evenly between rows of modules in the floorplan. Then the width of the WS band, denoted by B W S , can be calculated based the total module levels, denoted by d, the dimensions of the floorplan, and δA.
where LayoutX is the width of the floorplan. Module positions are updated after WS insertion. Wire length is recalculated. The change of the wire length is the wire length penalty. The Evaluate Cost Function T HIGH´µ function performs the cost function evaluation at high temperature as illustrated above.
Experimental Results
The proposed power supply noise-aware floor planning methodology is implemented in C. The linear programming part of the algorithm is solved using Matlab by invoking a system call to Matlab in our C program. Table 2 . The worst case switching current profiles for the circuit modules are generated as follows. The worst case current density j s is estimated for 0 25µm technology based on the technology parameters, such as integration density, transistor channel length, obtained from ITRS'97 Roadmap [26] . The peak switching current for a circuit module k is I´k µ f actor k℄ ¡ j s A k , where A k is the area of module k, and f actor k℄ is either 1 or 2 depending on the random number generated. If the f actor k℄ is 2, the module k is a highly active module, otherwise, module k is a low activity module. The overall switching current waveform of module k is approximated with a triangular waveform with peak value I´k µ , and duration of the switching current waveform (τ) is assumed to be half the clock cycle. Our method is, however, not limited to the triangular waveform assumption, and more sophisticated piece-wise linear waveforms can be used to represent the switching current waveforms of the circuit modules. In our experiments, j s is set to 0 2 µA µm 2 , and τ is set to 1ns. The power supply noise limit V´l imµ noise is set to be 0 25 V . The typical value of γ ranges from 0 3 to 0 8. The solution quality is sensitive to the value of γ, but there is no general trend for all circuits. In the experiments, the γ value is adjusted around 0 5. The λ is set to 1.
To compare our "Iterative" method with the "Greedy Solution" method (see Section 4), the decoupling capacitance budgets obtained with the two methods are listed in Table 3 . It is clear our method generates significantly smaller decoupling capacitance budgets. For circuit ami49, the decoupling capacitance generated with our method is only 45 2% of that generated using "Greedy Solution" method. The average reduction of the decap budget is 27 5% for the five benchmark circuits.
The floorplans of the benchmark circuits used for the post-floorplanning decap placement are generated with conventional floorplanning algorithm (similar to noise-aware floorplanning except that no noise associated cost is included in the cost function). Power supply noise and decoupling capacitance placement are considered in a post-floorplan process. The experimental results obtained from post-floorplan decap placement are presented in Table 4 . The total decoupling capacitance budgets for the benchmark circuits vary significantly depending on the size of the modules and the dimensions of the floorplan. Benchmark ami33 has small chip area and small circuit modules, and its decoupling capacitance budget is only 0 085 nF.
Large circuits like hp and apte suffer serious power supply noise and require considerable amount of white space for decoupling capacitance fabrication. The WS used for decoupling capacitance is about 9% of its chip area for apte, and about 8 5% of its chip area for hp. Data on the existing WS in the original floorplan, the inaccessible WS, and the added WS are also collected for each benchmark circuit as shown in Table 4 .
The percentage in the parentheses is the percentage of the total chip area for WS. To determine the effectiveness of decoupling capacitance placement, the peak noise data before and after decoupling capacitances deployment are collected and compared. It is evident that peak noise is indeed suppressed to within the noise limit of 0 25V . Table 4 is calculated with our algorithm. Simulations have been run for apte and ami49 with HSPICE to validate the calculations. The peak noise before decap placement is 1 81V for apte, 1 54V for ami49. The peak noise after decap placement is 0 21V for apte and 0 17V for ami49. The results are close to our calculations. The over-estimation of the peak noise is due to the conservative approximations we have made in our model.
The peak noise in
The experimental results from noise-aware floorplanning are presented in Table 5 and Table 6 in comparison with the results from post-floorplanning approach. Compared to conventional floorplanning, the peak power supply noise and the total decap are reduced for all the five circuits as shown in Table 5 . For apte and xerox, the peak power supply noise is reduced by 40% and 27 7%, and the decap is reduced by 21 0% and 13 2% respectively. On average, the peak power supply noise is reduced by 20 4%, and the decap budget is reduced by 11 5%. The reason that the decap is not reduced as much as the peak power supply noise is that while the noise-aware floorplanning approach can reduce the peak power supply noise by scattering highly active modules across the floorplan, it does, in the meantime, increase the power supply noise at other quiet spots. The overall decoupling capacitance is reduced, and the distribution of power supply noise becomes more even across the floorplan. For circuit ami33, the floorplan generated with conventional floorplanning is very close to the floorplan generated with power supply noise aware floorplanning. There is not much room for improvement for both peak supply noise and the decap.
The peak power supply noise presented in Table 5 is the peak power supply noise calculated before decap placement. The peak noise reduction (compared to post floorplanning) for the noise-aware floorplanning comes from the optimized configuration of the circuit modules based on the switching profiles.
The area of the final floorplans (after decap placement) of the five benchmark circuits are shown in Table 6 . The floorplans produced by power supply noise aware floorplanning algorithm have smaller area than the corresponding floorplans from post-floorplanning. The area reduction for circuit hp is about 2 9% of its floorplan area. The area save for circuits apte and xerox is 0 93% and 1 3% of its floorplan area, respectively. The average area reduction of the benchmark circuits is 1 2%.
As for the wire length, most of the benchmark circuits have improved total wire length due to the reduced decap gained from noise-aware floor planning. The total wire length for hp is , however, increased. This is due to the fact that the gain from decap outweighs the loss to wire length and the overall cost of the floorplan is improved. For comparison purpose, the sums of the area and wire length are also listed in Table 6 . The cost of the traditional floorplanning without decap placement is also presented as a baseline for comparison. is inserted, and changes made to floorplan (a) are small and incremental. Floorplan (c) is produced by noise-aware floorplanning, and it has lower peak power supply noise and less area than floorplan (b). Note that the highly active blocks (in dark) are placed differently in floorplan (b) and floorplan (c). Floorplan (c) is 269374 µm 2 ( 1 3% of its floorplan area) smaller than floorplan (b), and its total wire length is also reduced by 2 0%. All these gain come from the optimization of floorplan configuration. Post-floorplan decap placement methodology is, however, easy to implement, and modifies the original floorplan incrementally.
Circuit designers may benefit from both the post-floorplan decap placement methodology and the noise-ware floorplanning methodology depending on the targeted designs. Table 6 : Experimental results for MCNC benchmark circuits (λ 1) Figure 9 : Floorplans of benchmark circuit xerox prior (a) and post (b) decap placement, and noise-aware floorplan (c).
Conclusion
The decoupling capacitance allocation problem is investigated at floorplan level. Two decoupling capac- Experimental results on MCNC benchmark circuits show that our "Iterative" method also produces significantly smaller decoupling capacitance budgets than the "Greedy Solution" method commonly used in practice and research. The algorithm implemented for post-floorplan decap placement modifies the floorplan incrementally without dramatically changing the topology of the original floorplan. Power supply noise aware floorplanning methodology can further reduce the peak power supply noise by as much as 40%. The total decoupling capacitance budget and the total area of the floorplan are also reduced due to the gain from reduced power supply noise.
For future work, we will consider wire sizing and decap placement simultaneously for optimal P/G network design. Due to the wire length penalty ( namely, timing penalty), the high-power modules may not always be pushed apart, in that case, grid sizing may become an option for power supply noise suppression without incurring timing penalty.
